

Please type a plus sign (+) inside this box -> +

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 130.1012.02

First Inventor or Application Identifier David L. Isaman

Title Symbolic Store-Load By Pass

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b);

Express Mail Label No. EK 025 321 010 US

	onprovisional applications under 37 C.F.H. § 1.35(b))	21000 Mail Eaber 100.
	PPLICATION ELEMENTS apter 600 concerning utility patent application contents.	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC, 20231
	ee Transmittal Form (e.g., PTO/SB/17)  ubmit an original and a duplicate for fee processing)	5. Microfiche Computer Program (Appendix)
2. X Spe	ecification [Total Pages 20]	<ol> <li>Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)</li> </ol>
"	escriptive title of the Invention	a. Computer Readable Copy
	ross References to Related Applications tatement Regarding Fed sponsored R & D	b. Paper Copy (identical to computer copy)
	eference to Microfiche Appendix	c. Statement verifying identity of above copies
	ackground of the Invention	ACCOMPANYING APPLICATION PARTS
1	rief Summary of the Invention rief Description of the Drawings (if filed)	7. Assignment Papers (cover sheet & docúment(s))
	etailed Description	8. 37 C.F.R.§3.73(b) Statement Power of (when there is an assignee) Attorney
- CI	laim(s)	9. English Translation Document (if applicable)
	bstract of the Disclosure	Information Disclosure Conies of IDS
3. X Dra	awing(s) (35 U.S.C. 113) [Total Sheets 3]	Statement (IDS)/PTO-1449 Citations
4. Oath or D	Declaration [Total Pages ]	11. Preliminary Amendment
a	Newly executed (original or copy)	12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
b	Copy from a prior application (37 C.F.R. § 1.6 (for continuation/divisional with Box 16 completed)	
	i. DELETION OF INVENTOR(S)	(PTO/SB/09-12) Status still proper and desired
	Signed statement attached deleting inventor(s) named in the prior application	on, 14. Certified Copy of Priority Document(s) (if foreign priority is claimed)
	see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b	
FEES, A SMAL	<u>TEMS 1 &amp; 13:</u> IN ORDER TO BE ENTITLED TO PAY SMALL ENT LL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEI D IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).	
16. If a CON	NTINUING APPLICATION, check appropriate box, an	d supply the requisite information below and in a preliminary amendment:
<u> </u>	ntinuation Divisional Continuation-in-par	
	lication information: Examiner ATION or DIVISIONAL APPS only: The entire disclosu	Group / Art Unit: re of the prior application, from which an oath or declaration is supplied
		anying continuation or divisional application and is hereby incorporated by in has been inadvertently omitted from the submitted application parts.
	17. CORRESPONI	
☐ Custome	er Number or Bar Code Label (Insert Customer No. or A	or X Correspondence address below
Name	Lisa K. Jorgenson	
Namo	STMicroelectronics, Inc.	
Address	1310 Electronics Drive	
	MS 2346	
City	Carrolton State	TX Zip Code 75006
Country	US Telephone	(972) 466-7417   Fax   (972) 466-7044
Name (Pr	nnt/Type) Steven A. Swernofsky	Registration No. (Attorney/Agent) 33,040
Signature	A Seventory	Date 11-18-99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.



# APPEAR AND ALTERNATION OF THE STORY AND THE APPEAR AND ALTERNATION OF THE APPEAR AND ALTERNATION

# Certificate of Mailing (37 C.F.R. § 1.10)

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Services on the date shown below as "Express Mail" (Post Office to Addressee) in an envelope addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Mailing Label No.	EK 025 321 010 US		
Date of Deposit:	November <u>19</u> , 1999		
Arlette Malhas			Malhas
Printed Name		Signature	

#### Documents enclosed:

Utility Patent Application Transmittal Form (SB/05); Title Page; Application (Specification, 15 pgs.; Claims, 1 pg.; Abstract, 1 pg.; Drawings 3 pgs.); and Certificate of Express Mail Mailing

1	This appli	cation is submitted in the	name of the following inventor(s):
2			
3	Inventor	Citizenship	Residence City and State
4	David L. Isaman	United States	San Diego, California
5			
6	The assign	ee is MetaFlow Technolo	ogy, Inc., having an office at 4250 Ex-
7	ecutive Square, Suite 300	), La Jolla, CA 92037.	
8			
9 ************************************		Title of Invent	<u>tion</u>
9 ************************************		Symbolic Store-Loa	nd Bypass
* 		Related Applica	<u>utions</u>
14	This applic	ation claims priority to c	copending provisional application num-
16	ber 06/114,295 entitled "	Symbolic Store-Load By	pass", filed December 31, 1998, by the
17	same inventor.		
18			
19	The inventi	ons described herein can	be used in combination or conjunction
20	with inventions described	l in the following patent a	applications (2):
21			

1	<ul> <li>Application Serial No. 60/114296, Express Mail Mailing No. EE506030698US, filed</li> </ul>
2	December 31, 1998, in the name of Anatoly Gelman, titled "Call Return Branch Pro-
3	duction Buffer," assigned to the same assignee, attorney docket number META-013,
4	and all pending cases claiming priority thereof; and
5	
6	• Application Serial No. 06/14,297, Express Mail Mailing No. EE506030684US, filed
7	December 31, 1998, in the name of Anatoly Gelman and Russell Schapp, titled
8	"Block-Based Branch Table Buffer," assigned to the same assignee, attorney docket
<b>.</b> 9	number META-014, and all pending cases claiming priority thereof.
	These applications are hereby incorporated by reference as if fully set forth herein. These applications are collective referred to herein as "incorporated disclosures".
13 14 14	Background of the Invention
	Dackground of the invention
16 17	1. Field of the Invention
18	
19	This invention relates to microprocessor design.
20	
21	

## 2. Related Art

In microprocessors employing pipelined architecture, it is desirable to be in the process of executing as many instructions as possible, so that each element of the pipeline is maintained busy. However, some instructions, such as instructions that load data from external memory or stage data into external memory, must generally be executed in their original sequence order, so as to avoid the external memory ever being in an incorrect state. Moreover, when such instructions refer to identical external memory locations, where is no particular need to wait for the actual external memory operations to complete, as the identical data is already available for the processor to operate with.

ķä

| 44 | 13

One problem in the known art is that determining whether two different instructions refer to the identical location in external memory generally requires computing the actual external memory address referenced by each of the two different instructions. This prolongs when the determination can be made, because it requires time (and typically, a pipeline stage) to actually compute the referenced external memory addresses.

Accordingly, it would be advantageous to provide a technique for operating a pipelined microprocessor more quickly, by detecting instructions that load from identical memory locations as were recently stored to, without having to actually compute the referenced external memory addresses. In a preferred embodiment, the microprocessor examines the symbolic structure of instructions as they are encountered, so as to be able

to detect identical memory locations by examination of their symbolic structure. For ex-

2 ample, instructions that store to and load from an identical offset from an identical regis-

3 ter are determined to be referencing the identical memory locations, without having to

4 actually compute the complete physical target address.

5

6

#### Summary of the Invention

7

8

10 111

|-||-||12

13

}≜ <u>↓1</u>4

1] 1**]**5

ij

The invention provides a method and system for operating a pipelined microprocessor more quickly, by detecting instructions that load from identical memory locations as were recently stored to, without having to actually compute the referenced external memory addresses. The microprocessor examines the symbolic structure of instructions as they are encountered, so as to be able to detect identical memory locations by examination of their symbolic structure. For example, in a preferred embodiment, instructions that store to and load from an identical offset from an identical register are determined to be referencing the identical memory location, without having to actually compute the complete physical target address.

17

16

18 ///

19 ///

20 ///

## Brief Description of the Drawings

2

3

4

1

Figure 1 shows a block diagram of a system in a pipelined microprocessor for detecting identical locations referenced by different load and store instructions.

5

Figure 2 shows a process flow diagram of a method for operating a system 6 in a pipelined microprocessor for detecting identical locations referenced by different 7 load and store instructions. 8

# Detailed Description of the Preferred Embodiment

111 4.4

16

17

In the following description, a preferred embodiment of the invention is described with regard to preferred process steps and data structures. Embodiments of the invention can be implemented using circuits in a microprocessor or other device, adapted 14 to particular process steps and data structures described herein. Implementation of the process steps and data structures described herein would not require undue experimenta-

tion or further invention.

18

/// 19

20 ///

/// 21

/// 22

System Elements

Figure 1 shows a block diagram in a pipelined microprocessor for detecting identical locations referenced by different load and store instructions.

A microprocessor 100 includes a sequence of pipeline stages, including an instruction fetch state 110, an instruction decode state 120, an address computation state 130 and an instruction execution state 140. In a preferred embodiment, the pipeline stages of the microprocessor 100 operate concurrently on sequences of instructions 151 in a pipelined manner. Pipeline operation is known in the art of microprocessor design.

[]

\] \[15

. I

In operation, the microprocessor 100 is coupled to an instruction memory 150 which includes a plurality of instructions 151, at least some of which are memory load or store instructions. In a preferred embodiment, the instruction memory 150 includes a random access memory. Memory caching operations can be performed either by the instruction memory 150, input and output elements of the microprocessor 100, or both. Memory caching operations, as well as other aspects of reading and writing memory locations, are known in the art of computer memories and so are not further described herein.

The microprocessor 100 reads a sequence of instructions 151 from the instruction memory 150 using the instruction fetch stage 110 (and including any associated

1 memory read or write elements in the microprocessor 100). In a preferred embodiment,

2 the input instruction buffer 110 includes a plurality of instructions 151 from the instruc-

tion memory 150, but there is no particular requirement therefore.

The instruction fetch stage 110 couples the instructions to the instruction decode state 120.

<u>⊧</u>≞ €12 The instruction decode stage 120 parses the instructions 151 to determine what types of instructions 151 they are (such as instructions 151 that load data from external memory or store data to external memory). As part of the parsing instructions 151, and in addition to determine what operations the instructions 151 command the microprocessor 100 to perform, the instruction decode stage 120 determines the syntax of any addresses in the external memory that the instructions 151 refer to as operands.

For example, an instruction that loads data from external memory has a format that refers to the specific location in external memory from which to load the data. The format can include a base address value and an offset address value, which are to be added to compute the effective reference address of the instruction 151. The base address value can be a constant value or specify a value found in an internal register of the microprocessor 100. Similarly, the offset address value can be a constant value or specify a value found in an internal register of the microprocessor.

Similarly, an instruction that stores data to external memory has a format that refers to the specific location in external memory from which to store the data. The format can similarly include a base address value and an offset address value, which are used to compute the effective reference address of the instruction 151.

5

6

7

8

1

2

3

4

The instruction decode stage 120 couples the parts of the instruction 151, including information about the base address value and the offset address value, to the address computation stage 130.

The address computation stage 130 receives the base address value and the offset address value, and computes the effective reference address of the instruction 151.

9 12

13

₹**1**5

16

17

18

The instruction decode stage 120 couples the parts of the instruction 151, including information about what operations the instructions 151 command the microprocessor 100 to perform, and what the syntax of any addresses the instructions 151 refer to as operands, to the instruction execution stage 140. The address computation stage 130 couples the effective reference address of the instruction 151, to the instruction execution stage 140.

19

20

21

22

The instruction decode stage 120 includes a symbolic load-store bypass element 121. The bypass element 121 examines the parts of the instruction 151, including information about what operations the instructions 151 command the microprocessor 1 100 to perform. If these operations are to load data from external memory, or to store

2 data to external memory, the bypass element 121 further examines the syntax of any ad-

dresses 151 refer to as operands.

If the operand addresses the instructions 151 refer to include identical base address values and offset address values, the bypass element 121 generates a bypass signal indicating that the instructions 151 refer to the same location in external memory.

When the bypass signal is generating, the address computation stage 130, does not have to compute the actual effective address for the microprocessor 100 to act on the knowledge that the instructions 151 refer to identical locations in external memory.

For example, suppose that a first instruction 151 to store data refers to a location in external memory determined as (contents of register A) + (fixed offset value B), and a second instruction 151 to load data refers to the same location in external memory determined as (contents of register A) + (fixed offset value B), where A and B are identical. In this case, the microprocessor 100 can proceed with the knowledge that the first (store) instruction 151 and the second (load instruction) 151 refer to the same location. Since the second (load) instruction 151 is going to read the same data from external memory that the first (store) instruction 151 put there, the microprocessor 100 can proceed by using that data from an internal register, rather than waiting for external memory to complete actual store and load operations.

Although the actual first (store) instruction 151 would be physically performed and completed by external memory, the microprocessor 100 can proceed without physically performing the second (load) instruction 151. Instead, the microprocessor 100 can use the identical data from it's internal register, thus removing a relative delay in microprocessor 100 operation.

6

# Method of Operation

8

7

Figure 2 shows a process flow diagram of a method for operating a system in a pipelined microprocessor for detecting identical locations referenced by different load and store instructions.

A method 200 is performed by the microprocessor 100, including its sequence of pipeline stages. In a preferred embodiment, as many steps of the method 200 are performed concurrently in a pipelined manner. Pipeline operation is known in the art of microprocessor design.

17

18

19

20

16

At a flow point 210, microprocessor 100 is coupled to an instruction memory 150, which includes a plurality of instructions 151, and is ready to perform those instructions 151. At least some of those instructions 151 are memory load or store instructions.

22

1	At a flow point 211, the microprocessor reads a sequence of instructions
2	151 from the memory 150 using the instruction fetch stage 110 (and including any associ-
3	ated memory read or write elements in the microprocessor 100).
4	
5	At a step 212, the instruction fetch stage 110 couples the instructions 151 to
6	the instruction decode stage 120.
7	
8	At a step 213(a), the instruction decode stage 120 parses the instructions
9	151 to determine whether they are instructions 151 that load data from external memory
10	or store data to external memory.
11	
12	At a step 213(b), the instruction decode stage 120 determines the syntax of
13	any addresses in the external memory that the instructions 151 refer to as operands.
14	
15	At a step 214, the bypass element 121 examines the parts of the instruction
16	151, including information about what operations the instructions 151 command the mi-
17	croprocessor 100 to perform. If these operations are to load data from external memory,
18	or to store data to external memory, the method continues with the step 215. If these op-
19	erations are otherwise, the method continues with the step 221.
20	
21	In a step 215, a record of the symbolic operands of the store operations to
22	external memory is stored in a table that is indexed by the instruction ID

In a step 216, each load instruction's operands are compared against both the store instructions being issued in the ongoing clock cycle and those of all unretired store instructions. By storing the record of these operations for comparison, there is a much higher probability of detecting a useful bypass in subsequent steps where the bypass element 121 further examines the syntax of any addresses the instructions 151 refer to as operands.

[]9

At a step 217, the bypass element 121 determines whether the operand addresses that the instructions 151 refer to include identical base address values and offset address values. If so, the bypass element 121 generates a bypass signal indicating that the instructions 151 refer to the same location in external memory. If not, the bypass element 121 does not generate a bypass signal. (In alternative embodiments, the bypass element 121 may generate an inverse bypass signal). If the bypass element 121 generates a bypass signal, the method 200 proceeds with the step 216. If not, the method 200 proceeds with the step 221.

At a flow point 220, the bypass signal having been generated, the microprocessor 100 can act on the knowledge that the instructions 151 refer to identical locations in external memory. For example, if a first (store) instruction 151 and a second (load) instruction 151 refer to identical locations in external memory, the microprocessor 100 can proceed by using data to be transferred by those instructions 151 from an internal

1	register. The microprocessor 100 does not have to wait for external memory to complete
2	actual store and load operations.
3	
4	At a step 221, the instruction decode stage 120 couples the parts of the in-
5	struction 151, including information about the base address value and the offset address
,6	value to the address computation stage 130.
7	
8	At a step 222, the address computation stage 130 receives the base address
- 9	value and the offset address value, and computes the effective reference address of the
10 10	instruction 151.
1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	At a step 223, the instruction decode stage 120 couples the parts of the in-
3 4 4 4 5 5	struction 151, including information about what operations the instructions 151 command
14	the microprocessor 100 to perform, and what the syntax of any address the instructions
1 5	151 refer to as operands, to the instruction execution stage 140.
16	
17	At a step 224, the address computation stage 130 couples the effective ref-
18	erence address of the instruction 151, to the instruction execution stage 140.
19	
20	At a step 225, the first (store) instruction 151 is physically performed and
21	completed by external memory.

At a step 226(a), if the bypass signal was generated, the microprocessor 100 proceeds without physically performing the second (load) instruction 151. Instead, the microprocessor 100 can use the identical data from it's internal register, thus removing a relative delay in microprocessor 100 operation.

5

Alternatively, at a step 226(b), if the bypass signal was not generated, or in if an inverse bypass signal was generated, second (load) instruction 151 is physically performed and completed by external memory.

# Alternative Embodiment

2

- 3 Although preferred embodiments are disclosed herein, many variations are
- 4 possible which remain within the concept, scope and spirit of the invention, and these
- 5 variations would become clear to those skilled in the art after perusal of this application.

1	Claims
2	
3	1. A method for operating a pipelined microprocessor, said method in-
4	cluding steps for
5	detecting a first instruction that stores to a first memory location, said first
6	instruction including syntax for computing an effective address for said first memory lo-
7	cation;
8	detecting a second instruction that stores to a second memory location, said
<b>7</b> 9	second instruction including syntax for computing an effective address for said second
10	memory location;
9 110 111 111 111 111 111 111 111 111 11	determining, in response to said syntax for said first instruction and said
1312 12	syntax for said second instruction, a relationship between said first memory location and
13 13	said second memory location, without computing said effective address for both said first
∮4 ↓314	memory location and said second memory location; and
15	determining whether to perform one of said first instruction and second in-
16	struction in response to said step of determining a relationship.
17	
18	
19	

1 Abstract

2

3

4

5


6

7

8

=<u>=</u>10

↓↓ ↓≟11 The invention provides a method and system for operating a pipelined microprocessor more quickly, by detecting instructions that load from identical memory locations as were recently stored to, without having to actually compute the referenced external memory addresses. The microprocessor examines the symbolic structure of instructions as they are encountered, so as to be able to detect identical memory locations by examination of their symbolic structure. For example, in a preferred embodiment, instructions that store to and load from an identical offset from an identical register are determined to be referencing the identical memory location, without having to actually compute the complete physical target address.



#### 210

Microprocessor is coupled to an instruction memory 150 which includes a plurality of instructions 151, and is ready to perform those instructions 151.

# 1

#### 211

The microprocessor reads a sequence of instructions 151 from the memory 150 using instruction fetch stage 110.



#### 212

Instruction fetch stage 110 couples the instructions 151 to the instruction decode stage 120.



#### 213(a)

The instruction decode stage 120 parses the instructions 151 to determine whether they are instructions to load data to an external memory or store data from an external memory.



#### 213(b)

The instruction decode stages 120 determines the syntax of any addresses in the external memory that the instructions 151 refer to as operands.



#### 214

The bypass element 121 examines parts of the instruction 151, including information about what operations the instructions 151 command the microprocessor 100 to perform. If these operations are to load or store data, the method continues with step 115. If these operations are otherwise, the method continues with step 221.



#### 215

A record of the symbolic operands of the store operations to external memory is stored in a table that is indexed by the instruction ID.



#### 216

Each load instructions' operands are compared against the store instructions being issued in the ongoing clock cycle and those of all unretired store instructions.



#### 217

The bypass element 121 determines whether the operand addresses that the instructions 151 refer to include identical base address values. If so, the bypass element generates a bypass signal. If not, the bypass element does not generate a bypass signal.



#### 220

The microprocessor can act on the knowledge that the instructions 151 refer to identical locations in an external memory.



#### 221

The instruction decode stage 120 couples the parts of the instruction 151, including information about the base address value and the offset address value to the address computation stage.



#### FROM FIG. 2A

#### 222

The address computation stage receives the base address value and the offset address value and computes the effective reference address of the instruction 151.

# 223

The instruction decode stage 120 couples the parts of the instruction 151 to the instruction execution stage 140.

# 224

The address computation stage 130 couples the effective reference address of the instruction 151 to the instruction execution stage 140.

# 225

The first (store) instruction is physically performed and completed by external memory.

#### 226(a)

If the bypass signal was generated, the microprocessor proceeds without performing the second load instruction 151. If the bypass signal was not generated then the method proceeds at step 226(b.)



#### 226(b)

If the bypass signal was not generated (or if an inverse bypass signal was generated), the second load instruction 151 is physically performed and completed by external memory.